Soniya Enterprises

FEATURE a) Adopting Full-Gate CSTBTTM chip. b) The over-temperature protection which detects the chip surface temperature of CSTBTTM is adopted. c) Error output signal is available from each protection upper and lower arm of IPM. d) Outputting an error signal corresponding to the abnormal state (error mode identification)